General Purpose Transistors PNP Silicon

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|--------------------------------|------------------|-------|------|
| Collector-Emitter Voltage | V _{CEO} | -45 | Vdc |
| Emitter-Base Voltage | V _{EBO} | -5.0 | Vdc |
| Collector Current — Continuous | ۱ _C | -100 | mAdc |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Мах | Unit |
|--|-----------------------------------|------------------|----------|
| Total Device Dissipation FR-5 Board ⁽¹⁾ | PD | 225 | mW |
| T _A = 25°C Derate above 25°C | | 1.8 | mW/°C |
| | _ | | |
| Thermal Resistance, Junction to | $R_{\theta JA}$ | 556 | °C/W |
| Ambient | | | |
| Total Device Dissipation | PD | 300 | mW |
| Alumina Substrate, $^{(2)}T_A = 25^{\circ}C$ | | | |
| Derate above 25°C | | 2.4 | mW/°C |
| Thermal Resistance, Junction to | $R_{\theta JA}$ | 417 | °C/W |
| Ambient | | | |
| Junction and Storage Temperature | T _J , T _{stg} | -55 to +150 | °C |
| | | | 0 |
| | | ,0, | <u> </u> |
| ELECTRICAL CHARACTERISTICS | (T _A = 25°C ι | Inless otherwise | noted) |



ON Semiconductor®

http://onsemi.com

CASE 318-08, STYLE 6 SOT-23 (TO-236AB)

> COLLECTOR 3

> > 2 EMITTER

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Max | Unit |
|---|----------------------|------|-------------|--------------|
| OFF CHARACTERISTICS | | | | |
| Collector-Emitter Breakdown Voltage ($I_C = -2.0 \text{ mAdc}, I_B = 0$) | V _{(BR)CEO} | -45 | — | Vdc |
| Collector-Emitter Breakdown Voltage ($I_C = -100 \ \mu Adc$, $V_{EB} = 0$) | V _{(BR)CES} | -50 | _ | Vdc |
| Emitter-Base Breakdown Voltage ($I_E = -10 \ \mu Adc, I_C = 0$) | V _{(BR)EBO} | -5.0 | _ | Vdc |
| Collector Cutoff Current $(V_{CB} = -20 \text{ Vdc}, I_E = 0)$ $(V_{CB} = -20 \text{ Vdc}, I_E = 0, T_A = 100^{\circ}\text{C})$ | I _{CBO} | | -100 -10 | nAdc μAdc |

FR-5 = 1.0 x 0.75 x 0.062 in.
Alumina = 0.4 x 0.3 x 0.024 in. 99.5% alumina


ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

| h _{FE} | 120 215 | 260 500 | |
|----------------------|----------------------|--------------------------------------|--|
| V _{CE(sat)} | _ | -0.3 | Vdc |
| V _{BE(on)} | -0.6 | -0.75 | Vdc |
| - | V _{CE(sat)} | 120 215 V _{CE(sat)} — | 120 260 215 500 V _{CE(sat)} 0.3 |

SMALL-SIGNAL CHARACTERISTICS

| Output Capacitance (I _E = 0, V _{CB} = −10 Vdc, f = 1.0 MHz) | C _{obo} | _ | 7.0 | pF | |
|---|------------------|---|-----|----|--|
| Noise Figure (I _C = –0.2 mAdc, V _{CE} = –5.0 Vdc, R _S = 2.0 k Ω , f = 1.0 kHz, BW = 200 Hz) | N _F | _ | 10 | dB | |
| | | | | | |


TYPICAL NOISE CHARACTERISTICS




 $(V_{CE} = -5.0 \text{ Vdc}, \text{ T}_{A} = 25^{\circ}\text{C})$

NOISE FIGURE CONTOURS

(V_{CE} = -5.0 Vdc, T_A = 25° C)



TYPICAL STATIC CHARACTERISTICS



TYPICAL DYNAMIC CHARACTERISTICS





Figure 14. Thermal Response





DESIGN NOTE: USE OF THERMAL RESPONSE DATA

A train of periodical power pulses can be represented by the model as shown in Figure 16. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 14 was calculated for various duty cycles.

To find $Z_{\theta JA(t)}$, multiply the value obtained from Figure 14 by the steady state value $R_{\theta JA}$.

Example:

Dissipating 2.0 watts peak under the following conditions:

 $t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms} (D = 0.2)$

Using Figure 14 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.

The peak rise in junction temperature is therefore

 $\Delta T = r(t) \times P_{(pk)} \times R_{\theta JA} = 0.22 \times 2.0 \times 200 = 88^{\circ}C.$


For more information, see AN-569.

BR.

INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.





The power dissipation of the SOT-23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT-23 package, P_D can be calculated as follows:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{556^{\circ}C/W} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal CladTM. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

SOLDERING PRECAUTIONS


The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AF**



Thermal Clad is a trademark of the Bergquist Company

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative